TL;DR
Developers have announced a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 architecture. This marks a significant step in expanding Oberon’s hardware compatibility and showcases RISC-V’s growing ecosystem.
A developer has announced the successful port of the Project Oberon operating system to the RISC-V architecture, replacing its original support for the RISC-5 processor. This development was shared publicly on Show HN and marks a notable step in extending Oberon’s hardware compatibility.
The project involves adapting Oberon’s system software to run on RISC-V, an open-source instruction set architecture gaining popularity in academia and industry. The developer demonstrated a working version, with basic functionalities confirmed, but detailed performance metrics and full feature support are still being evaluated. The port was achieved by modifying the underlying hardware abstraction layers and system code originally designed for RISC-5 processors, with the goal of maintaining Oberon’s simplicity and efficiency. This effort indicates growing interest in deploying Oberon on alternative hardware platforms, especially those based on RISC-V, which is increasingly adopted in research, embedded systems, and experimental computing environments.Implications for Oberon and RISC-V Ecosystems
This port demonstrates the feasibility of running Oberon, a minimal and educational operating system, on RISC-V hardware, potentially broadening its use in academic and experimental settings. For the RISC-V community, it offers a practical example of how existing systems can be adapted to open-source architectures, encouraging further development and experimentation. For users and developers interested in lightweight, reliable OSes, this development highlights RISC-V’s versatility and the ongoing efforts to diversify available software support. Overall, it signals a step toward more open, customizable computing environments, aligning with RISC-V’s mission of openness and flexibility.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 32-bit RISC-V at 160 MHz
- Development Ports: Multiple accessible development interfaces
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background of Oberon and RISC-V Compatibility Efforts
Project Oberon, developed by Niklaus Wirth and colleagues at ETH Zurich, is a minimalist operating system and programming environment designed for simplicity and educational purposes. Historically, Oberon was tied to specific hardware architectures, notably the RISC-5 processor, which was used in the original Oberon system. Over recent years, RISC-V has emerged as a prominent open-source instruction set architecture, attracting academic and industrial interest for its flexibility and extensibility.
While RISC-V has gained traction in hardware development, software support remains a work in progress. Prior to this announcement, there have been efforts to port various OSes, but a fully functional Oberon system on RISC-V had not been documented publicly. This port represents a significant step in bridging Oberon’s minimal design with modern open hardware platforms, potentially enabling new educational tools and experimental systems.
“This port proves that Oberon can run efficiently on RISC-V hardware, opening new avenues for research and education.”
— Developer behind the port
Project Oberon: The Design of an Operating System and Compiler (Acm Press Books)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Remaining Technical and Performance Uncertainties
It is not yet clear how fully functional the port is, particularly regarding performance, hardware driver support, and compatibility with more advanced features of Oberon. The developer has shared a proof-of-concept version, but comprehensive testing and benchmarking are still underway. Additionally, it remains uncertain whether this port will be maintained or expanded to include full system features, such as networking and peripheral support, on RISC-V hardware.
Analysis and verification of open source RISC-V processor architecture(Chinese Edition)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for Development and Community Adoption
The developer plans to continue refining the port, addressing hardware compatibility issues, and improving stability. Community feedback and collaboration are expected to play a role in expanding functionality. Further demonstrations, detailed performance benchmarks, and potential integration with educational platforms are anticipated in the coming months. Additionally, the project could inspire other developers to port Oberon or similar systems to RISC-V and other open architectures.
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment originally developed at ETH Zurich, designed for simplicity, efficiency, and education.
Why is porting Oberon to RISC-V important?
This effort demonstrates Oberon’s adaptability to modern open-source hardware, potentially expanding its use in research and education on RISC-V platforms.
Is the port fully functional?
Currently, the port is a proof-of-concept with basic functionality confirmed. Full system features and performance metrics are still being developed and tested.
Will this port be available for public use?
The developer has indicated plans to share the code, but it is not yet clear when a stable or publicly available version will be released.
What are the implications for RISC-V’s ecosystem?
This port showcases RISC-V’s potential as a platform for running minimalist and educational operating systems, encouraging further development and support for diverse software.
Source: hn
